Home | About us | Editorial board | Search | Ahead of print | Current issue | Archives | Submit article | Instructions | Subscribe | Contacts | Advertise | Login 
  Official website of M M University Mullana      
   
ARTICLE
Year : 2012  |  Volume : 2  |  Issue : 1  |  Page : 41-44

Low-Power High-Speed Small Area Hybrid CMOS Full Adder


1 Department of Electronics and Communication Engineering, NIT Kurukshetra, Haryana, India
2 Department of Electronics and Communication Engineering, SVNIT Surat, India

Correspondence Address:
Amit Gupta
Department of Electronics and Communication Engineering, NIT Kurukshetra, Haryana
India
Login to access the Email id

Source of Support: None, Conflict of Interest: None


DOI: 10.4103/0976-8580.93212

Rights and Permissions

A 20-transistor hybrid CMOS full adder circuit using small area transistors has been proposed. The circuit layout is designed with 0.18-μm n-well CMOS design rules. The post layout simulation has been carried out using TSMC018 technology file. The proposed adder circuit provides fully restored logic levels at the output for all input combinations up to an operating frequency of more than 500 MHz. The power dissipation, rise and fall times, and worst-case propagation delay as obtained from the proposed adder have been found to be better in comparison to other full adder circuits (which provide fully restored logic levels at the output) reported in the literature.


[FULL TEXT] [PDF]*
Print this article     Email this article
 Next article
 Previous article
 Table of Contents

 Similar in PUBMED
   Search Pubmed for
   Search in Google Scholar for
 Related articles
 Citation Manager
 Access Statistics
 Reader Comments
 Email Alert *
 Add to My List *
 * Requires registration (Free)
 

 Article Access Statistics
    Viewed5875    
    Printed246    
    Emailed0    
    PDF Downloaded590    
    Comments [Add]    

Recommend this journal